

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L3	2472	(stack\$3 near3 gate) with (sidewall side near3 wall spacer lining liner)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/06/01 13:21
L4	1876	3 and ((etch\$3 remov\$3) with (sidewall side near3 wall spacer lining liner))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/06/01 13:22
L5	715	4 and (bitline bit adj line)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/06/01 13:23
L6	605	5 and ((dielectric insulat\$3) with (opening trench hole contact via))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/06/01 13:24
L7	56	6 and ((etch\$3 remov\$3) with (partial\$2 with expos\$3))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/06/01 13:40
L8	1	"6365497".PN.	USPAT; USOCR	OR	ON	2005/06/01 13:32
L9	1	"6168984".PN.	USPAT; USOCR	OR	ON	2005/06/01 13:35
L10	1	"6127260".PN.	USPAT; USOCR	OR	ON	2005/06/01 13:35
L11	1	"6117725".PN.	USPAT; USOCR	OR	ON	2005/06/01 13:36
L12	1	"6069038".PN.	USPAT; USOCR	OR	ON	2005/06/01 13:36
L13	1	"6069038".PN.	USPAT; USOCR	OR	ON	2005/06/01 13:37
L14	164	6 and ((etch\$3 remov\$3) with (partial\$2))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/06/01 13:40
L15	79	6 and ((liner lining sidewall side adj wall) with (partial\$2))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/06/01 13:40

S16	2166	(stack\$3 near3 gate) with (sidewall side near3 wall spacer)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/03 07:31
S17	2188	(stack\$3 near3 gate) with (sidewall side near3 wall spacer linning liner)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/06/01 13:21
S18	1606	S17 and (etch\$3 with (sidewall side near3 wall spacer linning liner))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/06/01 13:22
S19	1364	S17 and silicide	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/27 12:52
S20	511	S19 and (bitline bit adj line)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/06/01 13:23
S21	441	S20 and ((dielectric insulat\$3) with (opening trench hole contact via))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/06/01 13:24
S22	319	S21 and (etch\$3 with (partial\$2 wiht expos\$3))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/06/01 13:25
S23	319	S22 and gate	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/27 12:57
S24	317	S23 and substrate	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/27 13:08
S25	195	S24 and (gate with cap\$4)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/27 13:09
S26	1	"6066541".PN.	USPAT; USOCR	OR	ON	2004/12/27 16:20
S27	1	"6043529".PN.	USPAT; USOCR	OR	ON	2004/12/27 16:20

S28	1	"5989952".PN.	USPAT; USOCR	OR	ON	2004/12/27 16:20
S29	1	"5972747".PN.	USPAT; USOCR	OR	ON	2004/12/27 16:20
S30	1	"5929526".PN.	USPAT; USOCR	OR	ON	2004/12/27 16:20
S31	1	"6136651".PN.	USPAT; USOCR	OR	ON	2004/12/27 16:31
S32	1	"5998262".PN.	USPAT; USOCR	OR	ON	2004/12/27 16:31
S33	9	10/038845	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/28 16:33
S34	0	"10899024"	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/28 16:33
S35	0	"10/899024"	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/28 16:35
S36	1	"6835966"	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/28 16:51
S37	0	10/899024	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/28 16:36
S38	7	"6580098"	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/28 16:52
S39	45	"6121121"	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/28 16:52
S40	1	"6365921".PN.	USPAT; USOCR	OR	ON	2004/12/28 17:28
S41	1	"6355497".PN.	USPAT; USOCR	OR	ON	2004/12/28 17:28

S42	1	"6146457".PN.	USPAT; USOCR	OR	ON	2004/12/28 17:28
S43	1	"6121121".PN.	USPAT; USOCR	OR	ON	2004/12/28 17:28
S44	1	"6380108".PN.	USPAT; USOCR	OR	ON	2004/12/28 18:26
S45	1	10/654449	US-PGPU B; USPAT; EPO; JPO	OR	ON	2005/01/03 07:31

4. $\{C_1, C_2, C_3, C_4, C_5, C_6\}$ and $\{C_1, C_2, C_3, C_4, C_5, C_6\}$ with $\{C_1, C_2, C_3, C_4, C_5, C_6\}$ with $\{C_1, C_2, C_3, C_4, C_5, C_6\}$

☒ Highlight all full terms initially

6 and ((liner lining sidewall side adj wall) with (partial\$2))

ERS form ISSR form Image Text HTML

	U	1	Document I	Issue Dat	Page	Title	Current O	Current X	Retrieval	Inventor	S	C	P	2	3	
63	r	r	US 6239011	2001052	12	Method of self-aligned co	438/595	257/E21.2		Chen; Bi-Ling et al.	F	r	r	r	r	r
64	r	r	US 6232185	2001051	25	Method of making a float	438/266	257/E21.2		Wang; Ching D.	F	r	r	r	r	r
65	r	r	US 6211091	2001040	6	Self-aligned etching pro	438/706	438/710;		Lien; Wan-Yih et al	F	r	r	r	r	r
66	r	r	US 6207977	2001032	63	Vertical MISFET devices	257/192	257/19;		Augusto; Carlos Jor	F	r	r	r	r	r
67	r	r	US 6204112	2001032	9	Process for forming a hig	438/243	257/E21.6		Chakravarti; Ashim	F	r	r	r	r	r
68	r	r	US 6198144	2001030	18	Passivation of sidewalls o	257/412	257/623;		Pan; Pai-Hung et al.	F	r	r	r	r	r
69	r	r	US 6090673	2000071	19	Device contact structure	438/301	257/E21.5		Allen; Archibald J.	F	r	r	r	r	r
70	r	r	US 5963800	1999100	60	CMOS integration proces	438/212	257/334;		Augusto; Carlos Jor	F	r	r	r	r	r
71	r	r	US 5920088	1999070	61	Vertical MISFET devices	257/192	257/194;		Augusto; Carlos Jor	F	r	r	r	r	r
72	r	r	US 5914504	1999062	60	DRAM applications usin	257/192	257/195;		Augusto; Carlos Jor	F	r	r	r	r	r
73	r	r	US 5907780	1999052	12	Incorporating silicon ato	438/299	257/E21.1		Gilmer; Mark C. et	F	r	r	r	r	r
74	r	r	US 5828602	1998102	56	Memory system having m	365/185.2	257/E21.6		Wong; Chun Chiu	F	r	r	r	r	r
75	r	r	US 5821143	1998101	16	Fabrication methods for n	438/267	257/E21.6		Kim; Jae-youn et al.	F	r	r	r	r	r
76	r	r	US 5739567	1998041	56	Highly compact memory	257/316	257/320;		Wong; Chun Chiu	F	r	r	r	r	r
77	r	r	US 5717635	1998021	14	High density EEPROM f	365/185.0	257/314;		Akatsu; Hiroyuki	F	r	r	r	r	r
78	r	r	US 5616510	1997040	56	Method for making multi	438/259	257/E21.6		Wong; Chun C. D.	F	r	r	r	r	r
79	r	r	US 5386132	1995013	58	Multimedia storage syste	257/316	257/320;		Wong; Chun C. D.	F	r	r	r	r	r

BEST AVAILABLE COPY

EAST - [5739.wsp:1]

File View Edit Tools Window Help

Search [int] [Browse] [Picture] [Clear]

Qry: US:PGPU6:USPAT:EPOT:JPO

Default operator: [OR]

6 and ((linner linning sidewall side adj wall) with (partial\$2))

6 and ((etch\$3 remov\$3) with (partial\$2))

6 and ((linner linning sidewall side adj wall) with (partial\$2))

6 and ((etch\$3 remov\$3) with (partial\$2))

Failed

6 and ((etch\$3 remov\$3) with (partial\$2))

	U	1	Document I	Issue Dat	Page	Title	Current O	Current X	Retrieval	Inventor	S	C	P	3	3	3
45	r	r	US 6723623	2004042	15	Methods of forming impl	438/525	257/E21.6		Nguyen; Phong N.	r	r	r	r	r	r
46	r	r	US 6709972	2004032	22	Methods for fabricating s	438/622			Park; Je-min	r	r	r	r	r	r
47	r	r	US 6660581	2003120	21	Method of forming single	438/242	438/243;		Yang; Haining et al.	r	r	r	r	r	r
48	r	r	US 6642584	2003110	13	Dual work function semic	257/382	257/288;		Ye; Qiuyi et al.	r	r	r	r	r	r
49	r	r	US 6635528	2003102	22	Method of planarizing a c	438/253	257/E21.3		Gilbert; Stephen R.	r	r	r	r	r	r
50	r	r	US 6620703	2003091	40	Method of forming an int	438/422	257/E21.1		Kunikiyo; Tatsuya	r	r	r	r	r	r
51	r	r	US 6576546	2003061	21	Method of enhancing adh	438/629	257/E21.2		Gilbert; Stephen R.	r	r	r	r	r	r
52	r	r	US 6548357	2003041	24	Modified gate processing	438/279	257/E21.6		Weybright; Mary E.	r	r	r	r	r	r
53	r	r	US 6534809	2003031	22	Hardmask designs for dry	257/295	257/751;		Moise; Theodore et	r	r	r	r	r	r
54	r	r	US 6518112	2003021	24	High performance, low p	438/212	257/E21.6		Armacost; Michael	r	r	r	r	r	r
55	r	r	US 6504206	2003010	8	Split gate flash cell for m	257/316	257/321;		Sung; Hung-Cheng	r	r	r	r	r	r
56	r	r	US 6492222	2002121	19	Method of dry etching PZ	438/240	438/239;		Xing; Guoqiang	r	r	r	r	r	r
57	r	r	US 6485988	2002112	21	Hydrogen-free contact et	438/3	257/E21.0		Ma; Shawming et al	r	r	r	r	r	r
58	r	r	US 6403423	2002061	24	Modified gate processing	438/279	257/E21.6		Weybright; Mary E.	r	r	r	r	r	r
59	r	r	US 6391704	2002052	14	Method for manufacturin	438/241	257/E21.6		Hong; Suk-gu et al.	r	r	r	r	r	r
60	r	r	US 6355547	2002031	26	Method of forming a self	438/586	257/E21.5		Lee; Jae-Goo et al.	r	r	r	r	r	r
61	r	r	US 6348709	2002021	18	Electrical contact for hig	257/311	257/310;		Graettinger; Thoma	r	r	r	r	r	r
62	r	r	US 6252271	2001062	17	Flash memory structure u	257/315	257/316;		Gambino; Jeffrey P.	r	r	r	r	r	r

Ready

BEST AVAILABLE COPY

